



1/12

FIG .1




2/12

FIG. 2



3/12

FIG . 3



4/12

FIG. 4 A

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	OK	H	H
Dn+1	H	OK	H	

FIG. 4 B

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	OK	H	L
Dn+1	H	DISCONNECTION	L	

FIG. 4 C


DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	DISCONNECTION	L	L
Dn+1	H	OK	H	

FIG. 4 D

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	DISCONNECTION	L	L
Dn+1	H	DISCONNECTION	L	

5/12

FIG . 5



6/12

FIG. 6 A

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	OK	L	H
Dn+1	L	OK	L	

FIG. 6 B

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	OK	L	L
Dn+1	L	DISCONNECTION	H	

FIG. 6 C


DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	DISCONNECTION	H	L
Dn+1	L	OK	L	

FIG. 6 D

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	DISCONNECTION	H	L
Dn+1	L	DISCONNECTION	H	

7/12

FIG. 7



8/12

FIG. 8A

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	OK	H	
Dn+1	L	OK	L	H

FIG. 8B

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	SHORT-CIRCUIT (BETWEEN DATA LINES)	L:H	
Dn+1	L	SHORT-CIRCUIT (BETWEEN DATA LINES)	L:H	L

FIG. 8C

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	OK	H	
Dn+1	L	SHORT-CIRCUIT (H)	H	L

FIG. 8D

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	OK	H	
Dn+1	L	SHORT-CIRCUIT (L)	L	H

FIG. 8E

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	SHORT-CIRCUIT (H)	H	
Dn+1	L	OK	L	H

FIG. 8F

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	SHORT-CIRCUIT (L)	L	
Dn+1	L	OK	L	L

FIG. 8G

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	OK	L	
Dn+1	H	OK	H	H

FIG. 8H

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	SHORT-CIRCUIT (BETWEEN DATA LINES)	L:H	
Dn+1	H	SHORT-CIRCUIT (BETWEEN DATA LINES)	L:H	L

FIG. 8I

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	OK	L	
Dn+1	H	SHORT-CIRCUIT (H)	H	H

FIG. 8J

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	OK	L	
Dn+1	H	SHORT-CIRCUIT (L)	L	L

FIG. 8K


DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	SHORT-CIRCUIT (H)	H	
Dn+1	H	OK	H	L

FIG. 8L

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	SHORT-CIRCUIT (L)	L	
Dn+1	H	OK	H	H


9/12

FIG. 9




10/12

FIG. 10



11/12

FIG . 1.1



12/12

FIG. 12

